Publication | Closed Access
Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration
56
Citations
14
References
2008
Year
Mems DevicesEngineeringDevice IntegrationChip IntegrationIntegrated CircuitsSilicon On InsulatorNovel System ArchitectureMicro-electromechanical SystemWafer Scale ProcessingAdvanced Packaging (Semiconductors)Electronic PackagingSilicon-on-glass Mems DevicesElectrical EngineeringMicroelectronicsMicro Technology3D PrintingGlass Reflow ProcessAdvanced PackagingChip-scale PackageMicrofabricationSog Device
This study presents a novel system architecture to implement silicon-on-glass (SOG) MEMS devices on Si–glass compound substrate with embedded silicon vias. Thus, the 3D integration of MEMS devices can be accomplished by means of through-wafer silicon vias. The silicon vias connecting to the pads of devices are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructures is decreased and mismatch of coefficient of thermal expansion (CTE) is reduced. In applications, the glass reflow process together with the SOG micromachining processes were employed to implement the presented concept. Successful driving of the resonator through the silicon vias is demonstrated. The wafer-level hermetic packaging can be further achieved by anodic bonding of a Pyrex7740 wafer. Hermeticity of the packaged device performed by helium leak test satisfied MIL-STD-883E. The packaged SOG device is SMT (surface mount technology) compatible and ready for 3D microsystem integration.
| Year | Citations | |
|---|---|---|
Page 1
Page 1