Analysis of charge-pump phase-locked loops

Abstract

In this paper, we present an exact analysis for third-order charge-pump phase-locked loops using state equations. Both the large-signal lock acquisition process and the small-signal linear tracking behavior are described using this analysis. The nonlinear state equations are linearized for the small-signal condition and the z-domain noise transfer functions are derived. A comparison to some of the existing analysis methods such as the impulse-invariant transformation and s-domain analysis is provided. The effect of the loop parameters and the reference frequency on the loop phase margin and stability is analyzed. The analysis is verified using behavioral simulations in MATLAB and SPECTRE.

References

Page 1

	Year	Citations
Linear system theory and design Stephen M. Barnett Automatica Linear System TheorySystems EngineeringLinear SystemRealization TheoryLinear Control	1986	3.7K
Charge-Pump Phase-Lock Loops F. F. Gardner IRE Transactions on Communications Systems Electrical EngineeringEngineeringCircuit SystemAnalog DesignComputer Engineering	1980	808
Low-jitter process-independent DLL and PLL based on self-biased techniques John G. Maneatis IEEE Journal of Solid-State Circuits Hardware SecurityElectrical EngineeringLow-jitter Process-independent DllPll DesignsVlsi Design	1996	784
A PLL clock generator with 5 to 110 MHz of lock range for microprocessors Ian A. Young, Jeff Greason, K.L. Wong IEEE Journal of Solid-State Circuits External System LockVlsi DesignEngineeringComputer ArchitectureClock Synchronization	1992	416
A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation Michael H. Perrott, T. Tewksbury, C.G. Sodini IEEE Journal of Solid-State Circuits Key CircuitsDigital Compensation Method2.5-Mb/s Gfsk ModulationData ConverterAnalog Design	1997	280
A fully integrated CMOS DCS-1800 frequency synthesizer Jan Craninckx, Michiel Steyaert IEEE Journal of Solid-State Circuits Electrical EngineeringEngineeringDcs-1800 SystemHigh-frequency DeviceData Converter	1998	273
A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver H.R. Rategh, H. Samavati, T.H. Lee IEEE Journal of Solid-State Circuits Radio FrequencyHigh-frequency DeviceMixed-signal Integrated CircuitCmos Frequency SynthesizerComputer Engineering	2000	232
z-domain model for discrete-time PLL's J.P. Hein, J.W. Scott IEEE Transactions on Circuits and Systems Electrical EngineeringDiscrete-time PllEngineeringClock RecoveryDiscrete Dynamical System	1988	126
A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation V. von Kaenel, D. Aebischer, Christian Piguet, IEEE Journal of Solid-State Circuits Low-power ElectronicsElectrical EngineeringMicroprocessor Clock GenerationEngineeringVlsi Design	1996	99
Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter I.I. Novof, J. Austin, R. Kelkar, IEEE Journal of Solid-State Circuits Electrical EngineeringEngineeringVlsi DesignCircuit SystemClock Recovery	1995	97

Page 1