Study of an SOI SRAM sensitivity to SEU by 3-D device Simulation

Abstract

Silicon on insulator static random-access memory cell sensitivity to single event upset is studied. Currents and sensitive regions are then considered. Because of the buried oxide, the main part of these results appears to be different to that for bulk technologies.