The unacceptable variability in tunnel currents for proposed electronic device applications

Abstract

The engineering of tunnel barriers has not yet succeeded to the point where low cost high volume manufacture of tunnel devices can be undertaken. We analyse one overriding reason for the unacceptable variability in device performance and suggest that engineered tunnel barriers are unlikely to play a role in extending the CMOS Roadmap, as has recently been suggested.