2004 · 22 citations · 3 references
Row/column-shift RedundancyNon-volatile MemoryDynamic TcamVlsi DesignEngineeringHigh-performance ArchitecturePipelined Hierarchical SearchingDram TechnologyComputer EngineeringComputer ArchitectureHierarchical SearchingSemiconductor MemoryShift Redundancy ArchitectureMicroelectronicsMemory ArchitectureMulti-channel Memory Architecture
A 4.5 Mb dynamic ternary CAM (DTCAM) is designed in 0.13 /spl mu/m embedded DRAM technology. A performance of 143 M searches/sec is achieved at a power dissipation of 1.1 W and on a small silicon area of 32 mm/sup 2/. A 3.6-times yield improvement is estimated by employing pipelined hierarchical searching and row/column-shift redundancy.
3