Verilog Syntax
Verilog Syntax is the formal grammar of the Verilog hardware description language that specifies the admissible lexical tokens and their valid structural compositions in source code, typically defined in Backus–Naur Form and used to determine which sequences of symbols constitute well-formed Verilog designs.
28
Publications
1.4K
Citations
58
Authors
21
Institutions
Publications per year
2017–2026
4
28
The Verilog hardware description language
Choice Reviews Online · 1991 · 504 citations
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Shailja Thakur, Baleegh Ahmad, Zhenxing Fan et al. · 2023 · 142 citations
The verilog hardware description language
Microelectronics Journal · 1992 · 114 citations · Full text
1–5 of 28
58
3
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 58
21
Georgia Institute of Technology
Atlanta, United States
3 h-index
20 publications
686 citations
University of Minnesota System
Minneapolis, United States
2 h-index
7 publications
210 citations
University of Kansas
Lawrence, United States
2 h-index
2 publications
53 citations
New York University
New York, United States
2 h-index
12 publications
1.9K citations

University of Minnesota
Minneapolis, United States
2 h-index
7 publications
218 citations
University of California San Diego
San Diego, United States
2 h-index
2 publications
56 citations

University of Calgary
Calgary, Canada
2 h-index
2 publications
333 citations
Intel (United States)
Santa Clara, United States
2 h-index
5 publications
72 citations
1–8 of 21
2 publications · 139 citations
2
h-index
Repository · 1 publications · 10 citations
1
h-index
Repository · 1 publications · 12 citations
1
h-index
Conference · 1 publications · 11 citations
1
h-index
1 publications · 20 citations
1
h-index
1–5