Conditional Statement

A Conditional Statement is a control flow construct in Verilog Syntax that belongs to the class of procedural statements and is distinguished by its execution of specified blocks of code based on the evaluation of a Boolean expression at simulation time.

48

Publications

2.4K

Citations

97

Authors

69

Institutions

Publications per year

2017–2026

5

Authors

97

  1. JS
    Jonathan St. B. T. Evans

    University of Plymouth, United Kingdom

    4 publications · 361 citations

    4

    h-index

  2. AA
    Andrew Arblaster

    University of Sheffield, United Kingdom

    2 publications · 76 citations

    2

    h-index

  3. SJ
    Simon J. Handley

    University of Plymouth, United Kingdom

    2 publications · 135 citations

    2

    h-index

  4. HC
    Hao Chen

    University of California, Davis, United States

    2 publications · 99 citations

    2

    h-index

  5. EM
    E. Mukhin

    Indiana University – Purdue University Indianapolis, United States

    2 publications · 97 citations

    2

    h-index

1–5 of 97

Venues

  1. Thinking & Reasoning

    4 publications · 117 citations

    4

    h-index

  2. International Journal of Man-Machine Studies

    3 publications · 92 citations

    3

    h-index

  3. Annals of Mathematics

    2 publications · 108 citations

    2

    h-index

  4. Quarterly Journal of Experimental Psychology

    QJEP · 2 publications · 135 citations

    2

    h-index

  5. British Journal of Psychology

    2 publications · 214 citations

    2

    h-index

1–5