Array Declaration
Array Declaration is a syntactic construct in Verilog that specifies the dimensions and data type of a multi-bit or multi-dimensional collection of variables, distinguishing it from scalar or simple variable declarations by enabling indexed access to multiple storage elements within a single identifier.
24
Publications
1.2K
Citations
41
Authors
22
Institutions
Publications per year
2017–2026
0
Parents
24
Improving register allocation for subscripted variables
David Callahan, Steve Carr, Ken Kennedy · 1990 · 172 citations · Full text
Francesco Logozzo, Manuel Fähndrich · 2008 · 74 citations
1–5 of 24
41
3
h-index
3
h-index
3
h-index
2
h-index
2
h-index
1–5 of 41
22
IBM (United States)
Armonk, United States
3 h-index
4 publications
65 citations

Rice University
Houston, United States
3 h-index
6 publications
902 citations
University of Illinois Urbana-Champaign
Urbana, United States
2 h-index
5 publications
362 citations
Florida International University
Miami, United States
2 h-index
4 publications
70 citations
Carnegie Mellon University
Pittsburgh, United States
1 h-index
3 publications
297 citations
Michigan Technological University
Houghton, United States
1 h-index
1 publications
247 citations
Queen's University
Kingston, Canada
1 h-index
2 publications
48 citations
Centre de Recherche en Informatique
Fontainebleau, France
1 h-index
1 publications
26 citations
1–8 of 22
2 publications · 57 citations
2
h-index
2 publications · 279 citations
2
h-index
1 publications · 58 citations
1
h-index
1 publications · 44 citations
1
h-index
Repository · 1 publications · 26 citations
1
h-index
1–5