Resistance-capacitance Delay
Resistance-Capacitance Delay is a signal propagation delay in interconnect technology characterized by the time constant arising from the distributed resistance and capacitance of a transmission path, determining the rate at which a signal transitions between logic states.
35
Publications
2.5K
Citations
126
Authors
54
Institutions
Publications per year
2017–2026
8
Variants
Rc Delay
Parents
35
1–5 of 35
126
2
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 126
54
University of Illinois Chicago
Chicago, United States
3 h-index
9 publications
183 citations
University of California, Los Angeles
Los Angeles, United States
2 h-index
3 publications
1.2K citations

McGill University
Montreal, Canada
2 h-index
3 publications
40 citations
Synopsys (United States)
Mountain View, United States
2 h-index
2 publications
175 citations

Hiroshima University
Hiroshima, Japan
2 h-index
8 publications
108 citations
Samsung (South Korea)
Seoul, South Korea
2 h-index
5 publications
108 citations
University of Illinois Urbana-Champaign
Urbana, United States
2 h-index
2 publications
49 citations
Ji Hua Laboratory
Foshan, China
1 h-index
2 publications
62 citations
1–8 of 54
5 publications · 349 citations
5
h-index
3 publications · 109 citations
3
h-index
JJAP · 2 publications · 26 citations
2
h-index
2 publications · 1.1K citations
2
h-index
2 publications · 151 citations
2
h-index
1–5