Complementary Metal-oxide-semiconductor Biasing
Complementary Metal-Oxide-Semiconductor Biasing is a transistor biasing technique that establishes and stabilizes the operating point of complementary MOSFET pairs in integrated circuits by precisely setting gate-source voltages to ensure balanced current flow and minimal static power dissipation.
261
Publications
13.6K
Citations
910
Authors
275
Institutions
Publications per year
2017–2026
47
Variants
Cmos Biasing
Parents
261
Adaptive biasing CMOS amplifiers
M. Degrauwe, J. Rijmenants, Eric A. Vittoz et al. · IEEE Journal of Solid-State Circuits · 1982 · 280 citations
1–5 of 261
910
5
h-index
5
h-index
5
h-index
5
h-index
4
h-index
1–5 of 910
275
Commissariat à l'Énergie Atomique et aux Énergies Alternatives
Paris, France
7 h-index
49 publications
4.4K citations
IMEC
Leuven, Belgium
7 h-index
31 publications
749 citations
KU Leuven
Leuven, Belgium
6 h-index
15 publications
1.3K citations

National Yang Ming Chiao Tung University
Hsinchu, Taiwan
6 h-index
13 publications
316 citations
CEA Grenoble
Grenoble, France
6 h-index
34 publications
2.2K citations
Motorola (United States)
Schaumburg, United States
5 h-index
13 publications
440 citations
IBM Research - Thomas J. Watson Research Center
Yorktown Heights, United States
5 h-index
12 publications
344 citations
Institut polytechnique de Grenoble
Grenoble, France
5 h-index
16 publications
374 citations
1–8 of 275
21 publications · 5K citations
18
h-index
18 publications · 972 citations
16
h-index
16 publications · 694 citations
14
h-index
16 publications · 476 citations
13
h-index
9 publications · 440 citations
9
h-index
1–5