ACM Transactions on Embedded Computing Systems · 2019 · 10 citations · 23 references
Life SciencesBioinformaticsBiologyGenomic Data AnalysisGenomicsSequence AnalysisDna SequencingGenome MappingGenome SequencingNext-generation SequencingRead MappingSequence AlignmentBurrows-wheeler TransformBurrows-wheeler Transform AlignmentHash-based AlignmentRead AlignmentShort-read MappingShort-read Sequencing
Shared last level caches (LLC) of multicore systems-on-chip are subject to a significant amount of contention over a limited bandwidth, resulting in major performance bottlenecks that make the issue a first-order concern in modern multiprocessor systems-on-chip. Even though shared cache space partitioning has been extensively studied in the past, the problem of cache bandwidth partitioning has not received sufficient attention. We demonstrate the occurrence of such contention and the resulting impact on the overall system performance. To address the issue, we perform detailed simulations to study the impact of different parameters and propose a novel cache bandwidth partitioning technique, called REAL , that arbitrates among cache access requests originating from different processor cores. It monitors the LLC access patterns to dynamically assign a priority value to each core. Experimental results on different mixes of benchmarks show up to 2.13× overall system speedup over baseline policies, with minimal impact on energy.
23
Nathan Binkert, Bradford M. Beckmann, Gabriel Black et al. · ACM SIGARCH Computer Architecture News · 2011 · 4.9K citations
Rajeev Balasubramonian, Andrew B. Kahng, Naveen Muralimanohar et al. · ACM Transactions on Architecture and Code Optimization · 2017 · 519 citations
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
Yoongu Kim, Michael Papamichael, Onur Mutlu et al. · 2010 · 415 citations
Self-Optimizing Memory Controllers
Engin İpek, Onur Mutlu, José F. Martínez et al. · ACM SIGARCH Computer Architecture News · 2008 · 371 citations