IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 2015 · 55 citations · 23 references
EngineeringComputer EngineeringComputer ScienceFault ToleranceLow-power DesignSemiconductor DevicesMemory DevicesSolid-state StorageFlash MemoryFlash Memory DevicesFlash Memory ReliabilityFlash Translation LayerNand Flash MemoryNon-volatile Memory DesignRead Disturb ManagementVoltage
The read-disturb problem is emerging as one of the main reliability issues in high-density NAND flash memory. A read-disturb error, which causes data loss, occurs to a page when a large number of reads are performed to its neighboring pages. In this paper, we propose a novel integrated approach for managing the read-disturb problem. Our approach is based on our key observations from the NAND physics that the read disturbance to neighboring pages is a function of the read voltage and the read time. Since the read disturbance has an exponential dependence on the read voltage, lowering the read voltage can improve the read-disturb resistance of a NAND block. By modifying NAND chips to support multiple read modes with different read voltages, our approach allows a flash translation layer module to exploit the tradeoff between the read disturbance and write speed. Since the read disturbance is also proportional to the read time, our approach exploits the difference in the read time among different NAND pages so that frequently read pages can be less intensively read-disturbed using fast page reads. By intelligently relocating read-intensive data to read-disturb resistant blocks and pages, our approach can reduce a large portion of the time overhead from managing read-disturb errors. We also propose a proactive data migration technique which is effective in reducing large variations in I/O response times of the existing on-demand read reclaim (RR) technique. Our experimental results show that our proposed techniques can reduce the execution time overhead by 73% over the existing read-disturb management technique while reducing I/O response time fluctuations during RR activations.
23
Fowler-Nordheim Tunneling into Thermally Grown SiO2
M. Lenzlinger, E. H. Snow · Journal of Applied Physics · 1969 · 1.7K citations
Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis and Modeling
Yu Cai, Erich F. Haratsch, Onur Mutlu et al. · Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 · 2013 · 227 citations
Engineering, Computer Engineering, Electrical Engineering +17
LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives
Kai Zhao, Wenzhe Zhao, Hongbin Sun et al. · 2013 · 215 citations
Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery
Yu Cai, Yixin Luo, Saugata Ghose et al. · 2015 · 204 citations · Full text