IEEE Journal of Solid-State Circuits · 2011 · 61 citations · 14 references
EngineeringComputer EngineeringElectrical EngineeringLow-power DesignMicroelectronicsSystem-on-chip DesignCmos Circuit DesignDevice ScalingDynamic Power ReductionLow-power Digital Circuit DesignPower ManagementPower OptimizationCmos Digital Circuit DesignCmos ScalingComplementary Metal-oxide-semiconductor ScalingLow-power Cmos DesignPower ConsumptionPower Consumption OptimizationScaling Effects In CmosUltra-low-power Cmos
The power consumption of wireline circuits has become increasingly more critical as the pin count and data rate rise. This paper describes a power scaling methodology and a new half-rate speculative architecture for decision-feedback equalizers (DFEs) to relax the speed-power trade-offs. Designed in 90-nm CMOS technology, a 20-Gb/s prototype consisting of a linear equalizer and a one-tap DFE compensates for the loss of an 18-in FR4 trace while drawing 40 mW from a 1-V supply.
14