2008 · 100 citations · 17 references
EngineeringComputer EngineeringElectrical EngineeringMicroelectronicsMicrofabricationSemiconductor DevicesChip PackagingIntegrated Circuit DesignIntegrated Circuit FabricationInterconnect TechnologyMicrofluidicsOptical Interconnects3D Integrated CircuitsElectrical InterconnectsLiquid CoolingMicrofluidic InterconnectsStackingThermal ResistanceThree-dimensional IntegrationThrough-silicon Vias
This paper describes a novel 3D integration technology that enables the integration of electrical, optical, and microfluidic interconnects in a 3D die stack. The electrical interconnects are used to provide power delivery and signaling, the optical interconnects are used to enable optical signal routing to all levels of the 3D stack, and the microfluidic interconnects are used to cool each level in the 3D stack and thus enable stacking of high-performance (high-power) dice. These interconnects are integrated in a 3D stack both as through-silicon vias (TSVs) and as input/output (I/O) interconnects. Design trade-offs (TSV density, power supply noise, thermal resistance, and pump size), fabrication, and assembly are reported.
17
A wafer-scale 3-D circuit integration technology
J.A. Burns, Brian F. Aull, C.K. Chen et al. · IEEE Transactions on Electron Devices · 2006 · 269 citations
Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication
Gang Huang, Muhannad S. Bakir, Azad Naeemi et al. · 2007 · 125 citations
Engineering, Computer Engineering, Electrical Engineering +17
A 3D-IC Technology with Integrated Microchannel Cooling
Deepak Sekar, Calvin King, Bing Dang et al. · 2008 · 114 citations
Engineering, Electrical Engineering, Mechanical Engineering +17
3D stacking of chips with electrical and microfluidic I/O interconnects
Calvin King, Deepak Sekar, Muhannad S. Bakir et al. · 2008 · 74 citations
Engineering, Computer Engineering, Electrical Engineering +17