IEEE Transactions on Nanotechnology · 2009 · 24 citations · 38 references
EngineeringComputer EngineeringElectrical EngineeringMicroelectronicsNanotechnologySemiconductor DevicesCmos Circuit DesignConfigurable Logic BlocksDigital Logic DesignLookup TablesNanoelectronicsProgrammable Logic DevicesCmos Logic CircuitsLogic DevicesLogic Element ArchitectureLogic Function ImplementationLogic GatesProgrammable Logic DesignReconfigurable Logic DevicesResonant Tunneling Devices
Innovative nanoscale devices have been developed to enhance future circuit design to overcome physical barriers hindering the CMOS technology. Among the emerging nanodevices, resonant tunneling diodes (RTDs) have demonstrated promising electronic features due to their high-speed switching capability and functional versatility. Great circuit functionality can be achieved through integrating heterostructure FETs (HFETs) in conjunction with RTDs to modulate effective negative differential resistance. In this paper, we propose novel programmable logic elements (PLEs) implemented in threshold gates (TGs) and multithreshold TGs by exploring RTD/HFET monostable-bistable transition logic element (MOBILE) principles. Our three-input PLE can be configured through five binary control bits to realize all the three-variable logic functions, which is, to the best of our knowledge, the first single RTD-based structure that provides complete Boolean logic implementation. It is also a more efficient reconfigurable circuit element than a general lookup table that requires eight configuration bits for three-variable functions. We further extend the design concept to construct a more versatile four-input PLE. A comprehensive comparison of three- and four-input PLEs provides an insightful view of design tradeoffs between performance and area. We present the mathematical proof of PLE's logic completeness based on Shannon expansion, as well as the HSPICE simulation results of the programmable and primitive RTD/HFET gates that we have designed. An efficient control bit generating algorithm is developed by using a special encoding scheme to implement any given logic function. Based on our PLE structures, we propose a reconfigurable architecture, namely MORE, which offers dynamic reconfigurability without incurring latency overheads, due to the intrinsic self-latching property of MOBILE circuits. An efficient reconfiguration data generation algorithm is also built to take full advantage of our MORE architecture. The experimental results indicate that it can help reduce the reconfiguration cost by 37% on average.
38
Resonant tunneling in semiconductor double barriers
L. L. Chang, L. Esaki, Raphael Tsu · Applied Physics Letters · 1974 · 1.9K citations
A silicon nanocrystals based memory
Sandip Tiwari, Farhan Rana, Hussein Hanafi et al. · Applied Physics Letters · 1996 · 1.6K citations
PipeRench: a reconfigurable architecture and compiler
Seth Copen Goldstein, Herman Schmit, Mihai Budiu et al. · Computer · 2000 · 463 citations
Digital circuit applications of resonant tunneling devices
Pinaki Mazumder, S. Kulkarni, Mukul Bhattacharya et al. · Proceedings of the IEEE · 1998 · 441 citations
Engineering, Computer Engineering, Electrical Engineering +15