A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy

Naveen Verma, Anantha P. Chandrakasan

2007 · 192 citations · 4 references

Concepts

Abstract

A 65nm 256kb 8T SRAM operates in sub-V, at 350mV. Peripheral assists eliminate sub-V, bitline leakage without limiting read current, and for a given area, sense-amplifier redundancy reduces read errors from offsets by a factor of five compared with device upsizing.

References

4