IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 1989 · 238 citations · 15 references
EngineeringMeasurementVerificationDiagnosisWafer ProbeIntegrated CircuitsCatastrophic FaultsHardware SystemsReliability EngineeringTesting StageFault AnalysisIntegrated Circuit DesignElectronic PackagingTest BenchReliabilityElectrical EngineeringTesting TechniqueComputer EngineeringDesign For TestingFault InjectionAnalog Integrated CircuitsSoftware TestingCircuit ReliabilityIc Fabrication Process
The IC fabrication process contains several testing stages. Because of the high cost of packaging, the testing stage prior to aging, called wafer probe, is key in reducing the overall manufacturing cost. Typically in this stage, specification tests are performed. Even though specification tests can certainly distinguish a good circuit from all faulty ones, they are expensive, and many types of faulty behavior can be detected by simpler tests. The construction of a set of measurements that detects many faulty circuits before specification testing is described. Bounds on these measurements are specified, and an algorithm for test selection is presented. An example of a possible simple test is a test of DC voltages (i.e., parametric tests). This type of test is defined rigorously, and its effectiveness in detecting faulty circuits is evaluated.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
15
Inductive Fault Analysis of MOS Integrated Circuits
John Paul Shen, W. Maly, Frances Ferguson · IEEE Design & Test of Computers · 1985 · 506 citations
Engineering, Verification, Diagnosis +19
Computational Geometry—A Survey
Lee, Preparata · IEEE Transactions on Computers · 1984 · 285 citations
An Algorithm for Convex Polytopes
Donald R. Chand, Sham S. Kapur · Journal of the ACM · 1970 · 273 citations · Full text
Geometric Modeling, Mathematical Programming, Computational Science +14