A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor

Abstract

A power-management scheme for a single-chip multi-CPU processor uses 20 power domains. The scheme enables the minimization of leakage currents in each operating mode: 299μA in paging operation and 7μA in stand-by. The techniques for controlling and implementing power domains are also described