Power Management Techniques
Power Management Techniques is a systematic approach within multicore processor design that encompasses methods and strategies aimed at optimizing energy consumption through dynamic voltage and frequency scaling, power gating, and workload-aware resource allocation to balance performance and power efficiency.
1.7K
Publications
91.7K
Citations
4.5K
Authors
926
Institutions
Publications per year
2017–2026
269
Parents
1.7K
A dynamic voltage scaled microprocessor system
Tom Burd, Trevor Pering, A. Stratakos et al. · IEEE Journal of Solid-State Circuits · 2000 · 911 citations
David Meisner, Brian T. Gold, Thomas F. Wenisch · 2009 · 904 citations
Ramya Raghavendra, Parthasarathy Ranganathan, Vanish Talwar et al. · 2008 · 628 citations
1–5 of 1.7K
4.5K
21
h-index
19
h-index
18
h-index
18
h-index
17
h-index
1–5 of 4.5K
926
Intel (United States)
Santa Clara, United States
38 h-index
379 publications
44.5K citations
Carnegie Mellon University
Pittsburgh, United States
31 h-index
105 publications
9.1K citations
IBM (United States)
Armonk, United States
30 h-index
163 publications
13.4K citations
University of Michigan
Ann Arbor, United States
26 h-index
115 publications
9.3K citations
Princeton University
Princeton, United States
25 h-index
76 publications
7.1K citations
IBM Research - Austin
Austin, United States
24 h-index
110 publications
10.9K citations
University of Illinois Urbana-Champaign
Urbana, United States
23 h-index
83 publications
5.5K citations
University of Southern California
Los Angeles, United States
22 h-index
80 publications
4.1K citations
1–8 of 926
37 publications · 2K citations
23
h-index
43 publications · 3.4K citations
23
h-index
31 publications · 1.8K citations
22
h-index
TPDS · 27 publications · 1.4K citations
22
h-index
27 publications · 2.3K citations
21
h-index
1–5