Publication | Closed Access

Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip

Logic SynthesisSystem On ChipEngineeringCircuit DesignElectronic Design AutomationComputer DesignCycle TimeComputer ArchitectureComputer EngineeringComputer ScienceLogic ChipParallel Computing