Publication | Closed Access

Formation of TSV for the stacking of advanced logic devices utilizing bumpless wafer-on-wafer technology

3D Ic ArchitectureElectrical EngineeringWafer Scale ProcessingEngineeringAdvanced Packaging (Semiconductors)Chip On BoardSemiconductor Device FabricationElectronic PackagingBumpless Wafer-on-wafer TechnologyMicroelectronicsAdvanced Logic Devices