Concepedia

Publication | Closed Access

SONOS-Type Flash Memory Cell With Metal$/\hbox{Al}_{2}\hbox{O}_{3}/ \hbox{SiN}/\hbox{Si}_{3}\hbox{N}_{4}/\hbox{Si}$ Structure for Low-Voltage High-Speed Program/Erase Operation

22

Citations

8

References

2008

Year

Abstract

High-quality Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> and Si <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> N <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sub> dielectrics synthesized in a molecular/atomic deposition system were developed and adopted as blocking oxide and tunnel dielectric, respectively in a SONOS-type NAND flash memory cell. In particular, the use of trap-free Si <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> N <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sub> as tunnel dielectric enables low-voltage erase operation due to its low barrier height for holes, and the relatively high-k value of Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> enhances the low-voltage and high-speed program/erase (P/E) operations. We fabricated and investigated NAND flash memory cells with metal/Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> /SiN/Si <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> N <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sub> /Si structure. The fabricated cell shows 3.8-V memory window with P/E conditions of +15 V for 100 mus and -10 V for 10 ms. It also shows good endurance up to 10 000 cycles and more than 1.5-V memory window after ten years.

References

YearCitations

Page 1