Synchronous Sequential Circuits
Synchronous Sequential Circuit is a type of sequential logic circuit in which state transitions are coordinated by a global clock signal, ensuring that changes in output occur only at specified times determined by the clock edges.
232
Publications
8.8K
Citations
317
Authors
131
Institutions
Publications per year
2017–2026
4
Variants
Synchronous Sequential Circuit
Parents
232
Sequential circuit verification using symbolic model checking
Jerry R. Burch, E. M. Clarke, Kenneth L. McMillan et al. · 1990 · 413 citations · Full text
1–5 of 232
317
27
h-index
27
h-index
University of California, Santa Barbara, United States
9 publications · 542 citations
9
h-index
7
h-index
7
h-index
1–5 of 317
131
University of Iowa
Iowa City, United States
27 h-index
117 publications
3.7K citations
AT&T (United States)
Bedminster, United States
14 h-index
22 publications
815 citations
University of California, Berkeley
Berkeley, United States
12 h-index
21 publications
1.3K citations
Politecnico di Torino
Turin, Italy
12 h-index
38 publications
1.6K citations
Purdue University West Lafayette
West Lafayette, United States
10 h-index
11 publications
213 citations
Stanford University
Stanford, United States
9 h-index
15 publications
879 citations
Intel (United States)
Santa Clara, United States
8 h-index
15 publications
315 citations
University of Illinois Urbana-Champaign
Urbana, United States
7 h-index
13 publications
741 citations
1–8 of 131
31 publications · 1.8K citations
19
h-index
24 publications · 991 citations
17
h-index
Conference · 5 publications · 219 citations
5
h-index
5 publications · 147 citations
5
h-index
Conference · 3 publications · 275 citations
3
h-index
1–5