Precise Exceptions
Precise Exceptions is a processor exception handling mechanism that belongs to the class of execution correctness criteria in out-of-order execution architectures, distinguished by its requirement that all exceptions be reported as if they occurred at a well-defined, architecturally consistent instruction boundary, thereby ensuring that the processor state is always recoverable to a precise point in the instruction stream.
34
Publications
1.9K
Citations
59
Authors
21
Institutions
Publications per year
2017–2026
3
Parents
34
Kemal Ebci̇oğlu, Erik Altman · 1997 · 349 citations
The design of an asynchronous MIPS R3000 microprocessor
Alain J. Martin, Andrew Lines, Rajit Manohar et al. · 2002 · 325 citations
1–5 of 34
59
3
h-index
3
h-index
IBM Research - Thomas J. Watson Research Center, United States
3 publications · 409 citations
3
h-index
3
h-index
3
h-index
1–5 of 59
21
Georgia Institute of Technology
Atlanta, United States
3 h-index
4 publications
87 citations
IBM Research - Thomas J. Watson Research Center
Yorktown Heights, United States
3 h-index
6 publications
804 citations
University of California, Berkeley
Berkeley, United States
3 h-index
3 publications
133 citations
California Institute of Technology
Pasadena, United States
2 h-index
11 publications
2.6K citations
Stanford University
Stanford, United States
2 h-index
2 publications
99 citations
Tandem Diabetes Care (United States)
San Diego, United States
2 h-index
6 publications
180 citations
Northeastern University
Boston, United States
1 h-index
1 publications
10 citations

University of Manchester
Manchester, United Kingdom
1 h-index
2 publications
48 citations
1–8 of 21
4 publications · 108 citations
4
h-index
1 publications · 24 citations
1
h-index
1 publications · 11 citations
1
h-index
1 publications · 48 citations
1
h-index
Conference · 1 publications · 149 citations
1
h-index
1–5