Clock Management Units
Clock Management Units is a specialized circuitry within a Field-Programmable Gate Array architecture that regulates, distributes, and synthesizes clock signals to ensure precise timing coordination across programmable logic elements, distinguished by its ability to dynamically adjust frequency, phase, and duty cycle through on-chip phase-locked or delay-locked loop mechanisms.
87
Publications
2.8K
Citations
307
Authors
82
Institutions
Publications per year
2017–2026
14
87
1–5 of 87
307
4
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 307
82

National Taiwan University
Taipei, Taiwan
5 h-index
11 publications
348 citations
Tsinghua University
Beijing, China
4 h-index
20 publications
1K citations
Seoul National University
Seoul, South Korea
4 h-index
17 publications
364 citations
Pohang University of Science and Technology
Pohang, South Korea
4 h-index
10 publications
292 citations

University of Bristol
Bristol, United Kingdom
4 h-index
5 publications
134 citations
Korea University
Seoul, South Korea
3 h-index
14 publications
230 citations

Universidad Autónoma de Madrid
Madrid, Spain
3 h-index
5 publications
205 citations
Intel (United States)
Santa Clara, United States
3 h-index
10 publications
898 citations
1–8 of 82
15 publications · 935 citations
14
h-index
4 publications · 121 citations
4
h-index
2 publications · 93 citations
3
h-index
3 publications · 86 citations
3
h-index
2 publications · 55 citations
2
h-index
1–5