Concepedia

J. Eliason

JE

Statistics

Publications

6

Citations

243

H-Index

6

Active since

2004

Affiliations

Texas Instruments (United States)(Current)

Itron (United States)

J. Eliason is an author at Texas Instruments (United States) specializing in semiconductor devices, electrical engineering, and engineering.

Publications per year

2004–2010

6

Publications

6

A 64-Mb Embedded FRAM Utilizing a 130-nm 5LM Cu/FSG Logic Process

H. McAdams, R. Acklin, T.G.W. Blake et al. · IEEE Journal of Solid-State Circuits · 2004 · 121 citations

Engineering, Computer Engineering, Electrical Engineering +14

Reliability of Ferroelectric Random Access memory embedded within 130nm CMOS

J. Rodriguez, K. Remack, J. Gertas et al. · 2010 · 59 citations

Engineering, Computer Engineering, Electrical Engineering +15

Manufacturable High-Density 8 Mbit One Transistor–One Capacitor Embedded Ferroelectric Random Access Memory

Krishna Udayakumar, T. S. Moise, Scott R. Summerfelt et al. · Japanese Journal of Applied Physics · 2008 · 23 citations

Engineering, Computer Engineering, Electrical Engineering +17

High-Density 8Mb 1T-1C Ferroelectric Random Access Memory Embedded Within a Low-Power 130nm Logic Process

Scott R. Summerfelt, T. S. Moise, Krishna Udayakumar et al. · 2007 · 18 citations

Engineering, Computer Engineering, Electrical Engineering +14

Full-Bit Functional, High-Density 8 Mbit One Transistor–One Capacitor Ferroelectric Random Access Memory Embedded within a Low-Power 130 nm Logic Process

Krishna Udayakumar, T. S. Moise, Scott R. Summerfelt et al. · Japanese Journal of Applied Physics · 2007 · 12 citations

Engineering, Computer Engineering, Electrical Engineering +17

1–5 of 6