Pearl: a CMOS timing analyzer

Abstract

Pearl is a timing analyzer that has been used to verify both full-custom VLSI and gate array designs. Rather than verify that a design meets a given clock timing, Pearl automatically determines the minimum error-free clock period and duty cycles. The author describes the mechanism used to determine the timing relationship each node in the circuit has with respect to the clock edges. He then shows how these dependencies, together with the setup and hold time requirements of latches and registers in the circuit, are used to formulate timing constraints between the clock edges. These timing requirements are solved using a linear programming algorithm to determine the minimum time of each clock edge. The algorithm is first described for the case of a circuit composed of functional models and then applied to MOS switch circuits. The author also describes transistor signal-flow direction rules for CMOS circuits used to eliminate false paths.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>