A 3-GHz 70mb SRAM in 65nm CMOS technology with integrated column-based dynamic power supply

Abstract

A 70MB SRAM chip is designed and fabricated in 65nm CMOS technology. A column-based dynamic multi-V, scheme is integrated into the design to improve cell read and write margins while reducing power consumption. The design operates at 3GHz with a 1.1V power supply.