Abacus: a 1024 processor 8 ns SIMD array

Michael Bolotski, Tyler A. Simon, C. Vieri, Rajeevan Amirtharajah, Thomas F. Knight

2002 · 12 citations · 2 references

Concepts

Abstract

Describes the Abacus machine at a number of levels. Presents the microarchitecture of the PE comprising the reconfigurable bit-parallel array, a set of arithmetic and communication primitives, details of the VLSI implementation, and system-level design issues of a high-speed SIMD array. The most concrete goal of the Abacus project was to design and build a machine that could be used by members of the MIT Artificial Intelligence Laboratory for real-time early vision processing. Along the way, we explored several architectural ideas.

References

2