Leading-zero anticipatory logic for high-speed floating point addition

Abstract

This paper describes a new leading-zero anticipatory (LZA) logic for high-speed floating-point addition (FADD). This logic carries out the pre-decoding for normalization concurrently with addition for the significand. It also performs the shift operation of normalization in parallel with the rounding operation. The use of simple Boolean algebra allows the proposed logic to be constructed from a simple CMOS circuit. Its area penalty is as small as 30% of the conventional LZA method. The FADD core using the proposed logic was fabricated by 0.5 /spl mu/m CMOS technology with triple metal interconnections and runs at 164 MHz under the condition of V/sub DD/=3.3 V.