2011 · 36 citations · 40 references
EngineeringComputer EngineeringElectrical EngineeringInterconnection NetworksLow-power DesignPhotonicsIntegrated Circuit DesignIntegrated PhotonicsInterconnect ArchitectureInterconnect DesignInterconnect FabricsPhotonic Integrated CircuitsDevice IntegrationDynamic Circuit ReconfigurationDynamic Power DissipationDynamic Reconfiguration SupportIntegrated Photonic DevicesInterconnect Power DissipationInterconnect ScalingOn-chip Communication
Abstract- Three-dimensional integrated circuits (3D ICs) offer a significant opportunity to enhance the performance of emerging chip multiprocessors (CMPs) using high density stacked device integration and shorter through silicon via (TSV) interconnects that can alleviate some of the problems associated with interconnect scaling. In this paper we propose and explore a novel multi-layer hybrid photonic NoC fabric (OPAL) for 3D ICs. Our proposed hybrid photonic 3D NoC combines low cost photonic rings on multiple photonic layers with a 3D mesh NoC in active layers to significantly reduce on-chip communication power dissipation and packet latency. OPAL also supports dynamic reconfiguration to adapt to changing runtime traffic requirements, and uncover further opportunities for reduction in power dissipation. Our experimental results and comparisons with traditional 2D NoCs, 3D NoCs, and previously proposed hybrid photonic NoCs (photonic Torus, Corona, Firefly) indicate a strong motivation for considering OPAL for future 3D ICs as it can provide orders of magnitude reduction in power dissipation and packet latencies.
40
Networks on chips: a new SoC paradigm
Luca Benini, Giovanni De Micheli · Computer · 2002 · 3.7K citations · Full text
Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie et al. · 1995 · 3.6K citations · Full text
125 Gbit/s carrier-injection-based silicon micro-ring silicon modulators
Qianfan Xu, Sasikanth Manipatruni, Brad Schmidt et al. · Optics Express · 2007 · 880 citations · Full text