Direct digital synthesizer with ROM-Less architecture at 13-GHz clock frequency in InP DHBT technology

Steven Eugene Turner, David E. Kotecki

IEEE Microwave and Wireless Components Letters · 2006 · 43 citations · 6 references

Concepts

Abstract

A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor (DHBT) technology is reported. The DDS has a ROM-less architecture and instead uses digital logic for phase conversion. The DDS operates up to a 13 GHz clock rate and is capable of synthesizing output frequencies up to 6.5 GHz. Measured spurious free dynamic range (SFDR)ranged from 34 dBc at low frequency control words (FCWs) to 26.67 dBc at high FCWs. The test circuit is implemented with 1646 transistors and consumes 5.42W of power

References

6