2012 · 32 citations · 16 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureEmbedded SystemsParallel ComputingGraphics Processing Unit ArchitectureHardware AccelerationMemory HierarchyMemory Hierarchy DesignMemory Hierarchy OptimizationMemory Subsystem DesignGpu ArchitectureHot Data ManagementHybrid Memory ArchitecturesMemory Latency OptimizationPerformance OverheadWrite BuffersWrite LatencyWrite Latency Optimization
Single-chip CPU/GPU architecture is being adopted in high-end (embedded) systems, e.g., smartphones and tablet PCs. Main memory subsystem is expected to consist of hybrid DRAM and phase-change RAM (PRAM) due to the difficulties in DRAM scaling. In this work, we address the performance optimization of the hybrid DRAM/PRAM main memory for single chip CPU/GPU. Based on the tight requirements of low latency from CPU and the relative tolerance to long latency from GPU, DRAM is first allocated to CPU while PRAM with longer write latency is allocated to GPU. Then, in order to improve the write performance of GPU traffic, we propose (1) an in-DRAM write buffer to accommodate GPU write traffics, (2) dynamic hot data management to improve the efficiency of write buffer, (3) runtime-adaptive adjustment of write buffer size to meet the given CPU performance bound, and (4) CPU-aware DRAM access scheduling to give low latency to CPU traffics. The experiments show that the proposed method gives 1.02~44.2 times performance improvement in GPU performance with modest (negligible) CPU performance overhead (when compute-intensive CPU programs run).
16
Sheng Li, Jung Ho Ahn, Richard Strong et al. · 2009 · 2.4K citations
Analyzing CUDA workloads using a detailed GPU simulator
Ali Bakhoda, George L. Yuan, Wilson Wai Lun Fung et al. · 2009 · 1.7K citations
Architecting phase change memory as a scalable dram alternative
Benjamin C. Lee, Engin İpek, Onur Mutlu et al. · 2009 · 1.4K citations
Scott Rixner, William J. Dally, Ujval J. Kapasi et al. · 2000 · 966 citations · Full text