A stochastic wire-length distribution for gigascale integration (GSI). I. Derivation and validation

Abstract

Based on Rent's Rule, a well-established empirical relationship, a rigorous derivation of a complete wire-length distribution for on-chip random logic networks is performed. This distribution is compared to actual wire-length distributions for modern microprocessors, and a methodology to calculate the wire-length distribution for future gigascale integration (GSI) products is proposed.

References

Page 1

	Year	Citations
On a Pin Versus Block Relationship For Partitions of Logic Graphs B. S. Landman, R.L. Russo IEEE Transactions on Computers Circuit ComplexityEngineeringCombinatorial DesignComputer ArchitectureComputer Logic Graph	1971	714
Placement and average interconnection lengths of computer logic W. E. Donath IEEE Transactions on Circuits and Systems Electrical EngineeringPhysical Design (Electronics)Computer LogicEngineeringCircuit Design	1979	437
Low power microelectronics: retrospect and prospect J.D. Meindl Proceedings of the IEEE EngineeringVlsi DesignDevice IntegrationComputer ArchitectureIntegrated Circuits	1995	311
A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation Jeffrey A. Davis, Vivek De, J.D. Meindl IEEE Transactions on Electron Devices Multilevel Wiring NetworksEngineeringVlsi DesignPower Optimization (Eda)Computer Architecture	1998	240
Performance trends in high-end processors G.A. Sai-Halasz Proceedings of the IEEE Cmos ProcessorsEngineeringVlsi DesignBipolar ProcessorsEnergy Efficiency	1995	222
Wire Length Distribution for Placements of Computer Logic W. E. Donath IBM Journal of Research and Development Mathematical ProgrammingElectrical EngineeringPhysical Design (Electronics)EngineeringCircuit Design	1981	168
Two-dimensional stochastic model for interconnections in master slice integrated circuits Abbas El Gamal IEEE Transactions on Circuits and Systems	1981	160
A fractal analysis of interconnection complexity P. Christie Proceedings of the IEEE Circuit ComplexityInterconnection ComplexityElectrical EngineeringComputational Complexity TheoryEngineering	1993	24

Page 1