1993 · 93 citations · 15 references
EngineeringComputer EngineeringComputer ScienceAlgorithmsDesign AutomationFault-tolerant ComputingDesign For TestabilityLogic SynthesisBehavioral SynthesisFault CoverageFault Coverage AnalysisPartial Scan DesignRegistersScan DesignTest GenerationTestability
Behavioral synthesis tools which only optimize area and performance can easily produce a hard-to-test architecture. In this paper, we propose a new behavioral synthesis algorithm for testability which reduces sequential loop size while minimizing area. The algorithm considers two levels of testability synthesis: synthesis for non-scan, which assumes no test strategy beforehand; and synthesis for partial scan, which uses the available scan information during resource allocation. Experimental results show that in almost all the cases our algorithm can synthesize benchmarks with a very high fault coverage in a small amount of test generation time, using the fewest registers and functional modules. Comparisons are also made with other behavioral synthesis algorithms which disregard testability in order to establish the efficacy of our approach.
15
Sequential circuit design using synthesis and optimization
Ellen Sentovich, K.J. Singh, Cho W. Moon et al. · 2003 · 615 citations