SID Symposium Digest of Technical Papers · 2003 · 13 citations · 2 references
EngineeringComputer EngineeringComputer ScienceAnalog ElectronicsDigital ImagingLow-power DesignDisplay TechnologiesTiming AnalysisCapacitanceDisplay Driving CircuitsParasitic CapacitanceParasitic Capacitance CompensationParasitic Capacitance ReductionSize
Abstract As the size and resolution of TFT‐LCD panels increase, the parasitic capacitance and resistance of the data lines and one row‐line‐time become larger and shorter, respectively. Because of the large RC‐delay of the data line, it becomes insufficient to transfer the video signal voltage to a pixel through the data line during one row‐line‐time. In this paper, we proposed the preemphasis driving method and its circuit which can compensate the RC‐delay and efficiently transfer the video signal voltage to the pixel within one row‐line‐time by adding pre‐emphasis voltage on the video signal voltage. Simulation results show that the charging time of transferring display signal through data line which has resistance of 20kΩ and capacitance of 200pF is 5.3μsec(within 2mV error).
2