2015 · 37 citations · 39 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureField-programmable Gate ArraysHardware-software Co-designBranch PredictionField-programmable Gate Array ArchitectureHardware AccelerationMemory Subsystem DesignPower ManagementComplexityHardware ResourcesInstruction Fetch UnitPower ConsumptionPredictor Design For Superscalar ProcessorsSuperscalar ExecutionSuperscalar MicroarchitectureValue Prediction
Up to recently, it was considered that a performance-effective implementation of Value Prediction (VP) would add tremendous complexity and power consumption in the pipeline, especially in the Out-of-Order engine and the predictor infrastructure. Despite recent progress in the field of Value Prediction, this remains partially true. Indeed, if the recent EOLE architecture proposition suggests that the OoO engine need not be altered to accommodate VP, complexity in the predictor infrastructure itself is still problematic. First, multiple predictions must be generated each cycle, but multi-ported structures should be avoided. Second, the predictor should be small enough to be considered for implementation, yet coverage must remain high enough to increase performance. To address these remaining concerns, we first propose a block-based value prediction scheme mimicking current instruction fetch mechanisms, BeBoP. It associates the predicted values with a fetch block rather than distinct instructions. Second, to remedy the storage issue, we present the Differential VTAGE predictor. This new tightly coupled hybrid predictor covers instructions predictable by both VTAGE and Stride-based value predictors, and its hardware cost and complexity can be made similar to those of a modern branch predictor. Third, we show that block-based value prediction allows to implement the checkpointing mechanism needed to provide D-VTAGE with last computed/predicted values at moderate cost. Overall, we establish that EOLE with a 32.8KB block-based D-VTAGE predictor and a 4-issue OoO engine can significantly outperform a baseline 6-issue superscalar processor, by up to 62.2% and 11.2% on average (gmean), on our benchmark set.
39
Nathan Binkert, Bradford M. Beckmann, Gabriel Black et al. · ACM SIGARCH Computer Architecture News · 2011 · 4.9K citations
Complexity-effective superscalar processors
Subbarao Palacharla, Norman P. Jouppi, James E. Smith · 1997 · 839 citations
Value locality and load value prediction
Mikko H. Lipasti, Christopher B. Wilkerson, John Paul Shen · 1996 · 672 citations
Exceeding the Dataflow Limit via Value Prediction
1996 · 415 citations
The predictability of data values
Yiannakis Sazeides, James E. Smith · 1997 · 393 citations