1996 · 122 citations · 7 references
EngineeringComputer EngineeringElectrical EngineeringComputer ArchitectureLow-power DesignMicroelectronicsBuilt-in Self-testDesign For TestabilitySequential TestingCompactionStatic CompactionSynchronous Circuit DesignSynchronous Sequential Circuits
Article Free Access Share on On static compaction of test sequences for synchronous sequential circuits Authors: Irith Pomeranz Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA Electrical and Computer Engineering Department, University of Iowa, Iowa City, IAView Profile , Sudhakar M. Reddy Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA Electrical and Computer Engineering Department, University of Iowa, Iowa City, IAView Profile Authors Info & Claims DAC '96: Proceedings of the 33rd annual Design Automation ConferenceJune 1996 Pages 215–220https://doi.org/10.1145/240518.240558Published:01 June 1996Publication History 114citation239DownloadsMetricsTotal Citations114Total Downloads239Last 12 Months7Last 6 weeks2 Get Citation AlertsNew Citation Alert added!This alert has been successfully added and will be sent to:You will be notified whenever a record that you have chosen has been cited.To manage your alert preferences, click on the button below.Manage my AlertsNew Citation Alert!Please log in to your account Save to BinderSave to BinderCreate a New BinderNameCancelCreateExport CitationPublisher SiteeReaderPDF
7
Sequential circuit test generation in a genetic algorithm framework
E.M. Rudnick, J.H. Patel, Gary S. Greenstein et al. · 1994 · 157 citations · Full text
Fast test generation for sequential circuits
T.P. Kelsey, Kewal K. Saluja · 2003 · 79 citations
Engineering, Computer Engineering, Electrical Engineering +9
Compaction of ATPG-generated test sequences for sequential circuits
Ranjan Roy, T.M. Niermann, J.H. Patel et al. · 2003 · 49 citations