Test response compression and bitmap encoding for embedded memories in manufacturing process monitoring

Abstract

This paper introduces a method that enables the diagnosis of embedded memories via test response compression and automatic bitmap recognition. The proposed method has been tested via simulation with various memory specifications, fail patterns and test algorithms; it has also been implemented in a 0.18 /spl mu/m CMOS test chip.