Validation Of Integrated Circuits
Validation of Integrated Circuits is a systematic process within the development lifecycle of Application-Specific Integrated Circuits that verifies the functional correctness, performance, and reliability of a designed circuit against its intended specifications and real-world operational requirements through simulation, emulation, and testing methodologies.
124
Publications
3.9K
Citations
390
Authors
146
Institutions
Publications per year
2017–2026
12
124
COSMOS: a compiled simulator for MOS circuits
Randal E. Bryant, Derek L. Beatty, Karl S. Brace et al. · 1987 · 271 citations · Full text
Engineering, Computer Engineering, Electrical Engineering +14
1–5 of 124
390
4
h-index
4
h-index
4
h-index
3
h-index
3
h-index
1–5 of 390
146
Intel (United States)
Santa Clara, United States
12 h-index
21 publications
700 citations
Carnegie Mellon University
Pittsburgh, United States
8 h-index
26 publications
2K citations
Motorola (United States)
Schaumburg, United States
5 h-index
18 publications
362 citations
Texas A&M University
College Station, United States
4 h-index
5 publications
80 citations
IBM (United States)
Armonk, United States
4 h-index
11 publications
182 citations
University of Southern California
Los Angeles, United States
4 h-index
13 publications
287 citations
Stanford University
Stanford, United States
3 h-index
7 publications
256 citations
University of California, Berkeley
Berkeley, United States
3 h-index
5 publications
528 citations
1–8 of 146
8 publications · 465 citations
8
h-index
3 publications · 148 citations
3
h-index
3 publications · 113 citations
3
h-index
3 publications · 71 citations
3
h-index
2 publications · 99 citations
2
h-index
1–5