Shift Registers

Shift Register is a sequential logic circuit composed of a cascade of flip-flops configured in a chain, where the output of one flip-flop feeds into the input of the next, enabling the serial shifting of data bits under clock control for storage, delay, or data conversion purposes within embedded memory systems.

706

Publications

34.7K

Citations

1.7K

Authors

551

Institutions

Publications per year

2017–2026

84

Authors

1.7K

  1. AF
    Akira Fujimaki

    Nagoya University, Japan

    10 publications · 426 citations

    10

    h-index

  2. SL
    Shu Lin

    University of California, Davis, United States

    9 publications · 1.1K citations

    9

    h-index

  3. OA
    Oleg A. Mukhanov

    Hypres (United States), United States

    9 publications · 486 citations

    9

    h-index

  4. NY
    Nobuyuki Yoshikawa

    Yokohama National University, Japan

    8 publications · 150 citations

    8

    h-index

  5. DL
    Dongdai Lin

    Chinese Academy of Sciences, China

    8 publications · 224 citations

    8

    h-index

1–5 of 1.7K

Venues

  1. IEEE Transactions on Information Theory

    48 publications · 5.7K citations

    29

    h-index

  2. IEEE Transactions on Computers

    38 publications · 2.6K citations

    24

    h-index

  3. IEEE Transactions on Applied Superconductivity

    28 publications · 776 citations

    15

    h-index

  4. 15

    h-index

  5. 13

    h-index

1–5