Memory Co-design
Memory Co-Design is a hardware-software integration methodology that systematically unifies memory architectures across heterogeneous processing units to enable coherent, low-latency data sharing and optimized memory hierarchy utilization.
39
Publications
2K
Citations
181
Authors
42
Institutions
Publications per year
2017–2026
22
39
Timeloop: A Systematic Approach to DNN Accelerator Evaluation
Angshuman Parashar, Priyanka Raina, Yakun Sophia Shao et al. · 2019 · 550 citations
TransPIM: A Memory-based Acceleration via Software-Hardware Co-Design for Transformer
Minxuan Zhou, Weihong Xu, Jaeyoung Kang et al. · 2022 · 128 citations
Clio: a hardware-software co-designed disaggregated memory system
Zhiyuan Guo, Yizhou Shan, Xuhao Luo et al. · 2022 · 101 citations · Full text
1–5 of 39
181
2
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 181
42
KU Leuven
Leuven, Belgium
4 h-index
9 publications
199 citations
IMEC
Leuven, Belgium
4 h-index
12 publications
282 citations
Georgia Institute of Technology
Atlanta, United States
4 h-index
11 publications
270 citations
IBM Research - Thomas J. Watson Research Center
Yorktown Heights, United States
2 h-index
1 publications
24 citations
William & Mary
Williamsburg, United States
2 h-index
4 publications
154 citations
University of California San Diego
San Diego, United States
2 h-index
9 publications
1K citations
Duke University
Durham, United States
2 h-index
11 publications
218 citations
Purdue University West Lafayette
West Lafayette, United States
2 h-index
3 publications
30 citations
1–8 of 42
Repository · 2 publications · 39 citations
2
h-index
2 publications · 45 citations
2
h-index
Conference · 1 publications · 21 citations
1
h-index
1 publications · 32 citations
1
h-index
1 publications · 302 citations
1
h-index
1–5