Szu-Liang Chen is an author at Intel (United States) specializing in electrical engineering, microelectronics, and parallel computing.
Top concepts
EngineeringMicroelectronicsParallel ComputingComputer EngineeringComputer ArchitectureElectrical EngineeringVlsi DesignHardware SystemsHardware SecurityMemory Design
Publications per year
2007–2013
3
3
A 22nm 2.5MB slice on-die L3 cache for the next generation Xeon ® processor
Wei Chen, Szu-Liang Chen, Siufu Chiu et al. · 2013 · 13 citations
Hardware Security, Electrical Engineering, Manycore Processor +15
A 45nm 24MB on-die L3 cache for the 8-core multi-threaded Xeon ® Processor
Jonathan Chang, Szu-Liang Chen, Wei Chen et al. · 2009 · 11 citations
Rows per page
1–3 of 3