Chenyun Pan - Concepedia

Author

Chenyun Pan

Georgia Institute of Technology ORCID

Also Known As

C Pan, C.F. Pan, Chenyun Pan, Pan, Chao, Pan, Chenyun

105

Publications

845

Citations

H-Index

Concepts

All Affiliations

Georgia Institute of Technology The University of Texas at Arlington IMEC KU Leuven Fudan University

About

Chenyun Pan is an author at Georgia Institute of Technology specializing in engineering, electrical engineering, and computer engineering.

Top Concepts

#	Concept	H-Index	Publications	Citations
1	Engineering	16	25	604
2	Computer Engineering	15	22	558
3	Applied Physics	11	12	239
4	Computer Science	5	5	144
5	Social Sciences	1	1	26

Chenyun Pan

Publications

701

Citations

H-Index

Page 1

	Year	Citations
An improved multi-timescale coordinated control strategy for an integrated energy system with a hybrid energy storage system Chenyun Pan, Hongtao Fan, Ruixiang Zhang, Applied Energy Distributed Energy SystemElectrical EngineeringControl StrategyEngineeringComplex Energy Coupling	2023	84
A Proposal for a Novel Hybrid Interconnect Technology for the End of Roadmap Chenyun Pan, Azad Naeemi IEEE Electron Device Letters Electrical EngineeringEngineeringVlsi DesignAdvanced Packaging (Semiconductors)Chip Clock Frequency	2014	55
A Proposal for Energy-Efficient Cellular Neural Network Based on Spintronic Devices Chenyun Pan, Azad Naeemi IEEE Transactions on Nanotechnology	2016	47
Technology/System Codesign and Benchmarking for Lateral and Vertical GAA Nanowire FETs at 5-nm Technology Node Chenyun Pan, Praveen Raghavan, Dmitry Yakimets, IEEE Transactions on Electron Devices EngineeringVlsi DesignNanodevices5-Nm Technology NodeTechnology/system Codesign	2015	43
Non-Boolean Computing Benchmarking for Beyond-CMOS Devices Based on Cellular Neural Network Chenyun Pan, Azad Naeemi IEEE Journal on Exploratory Solid-State Computational Devices and Circuits Electrical EngineeringConvolutional Neural NetworkEngineeringVlsi DesignMachine Learning	2016	41
An Expanded Benchmarking of Beyond-CMOS Devices Based on Boolean and Neuromorphic Representative Circuits Chenyun Pan, Azad Naeemi IEEE Journal on Exploratory Solid-State Computational Devices and Circuits EngineeringVlsi DesignComputer ArchitectureHardware SecurityCircuit System	2017	41
A Paradigm Shift in Local Interconnect Technology Design in the Era of Nanoscale Multigate and Gate-All-Around Devices Chenyun Pan, Azad Naeemi IEEE Electron Device Letters EngineeringVlsi DesignPower ElectronicsInterconnect (Integrated Circuits)Semiconductor Device	2015	29
A Mixed Signal Architecture for Convolutional Neural Networks Qiuwen Lou, Chenyun Pan, John McGuinness, ACM Journal on Emerging Technologies in Computing Systems Convolutional Neural NetworkEngineeringNeural Networks (Machine Learning)Computer ArchitectureSocial Sciences	2019	26
CFET SRAM With Double-Sided Interconnect Design and DTCO Benchmark Hsiao-Hsuan Liu, P. Schuddinck, Zhenlin Pei, IEEE Transactions on Electron Devices Complementary Field-effect TransistorElectrical EngineeringEngineeringVlsi DesignEmerging Memory Technology	2023	26
Technology/Circuit/System Co-Optimization and Benchmarking for Multilayer Graphene Interconnects at Sub-10-nm Technology Node Chenyun Pan, Praveen Raghavan, Ahmet Ceyhan, IEEE Transactions on Electron Devices EngineeringVlsi DesignComputer ArchitectureInterconnection Network ArchitectureMultilayer Graphene	2015	24

Page 1