2003 · 35 citations · 7 references
EngineeringComputer EngineeringComputer ScienceCompilersComputer ArchitectureDesign AutomationCoarse-grained Reconfigurable ArchitecturesConfigurable Logic BlocksControl-flow AnalysisDesign SynthesisReconfigurable System ArchitectureCompilation For Reconfigurable HardwareControl Flow Graph AnalysisControl-flow Graph ConstructionDesign For ReconfigurationGraph CoveringsReconfigurable Hardware ArchitectureReconfigurable System SynthesisTemplate Selection
The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a graph covering algorithm. The graph covering is done in two steps: template generation and template selection. The objective of template generation step is to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph, the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers, the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.
7
Fast module mapping and placement for datapaths in FPGAs
Timothy J. Callahan, Philip Chong, André DeHon et al. · 1998 · 104 citations · Full text
Magnús M. Halldórsson, Jaikumar Radhakrishnan · 1994 · 101 citations
A general approach for regularity extraction in datapath circuits
Amit Chowdhary, Sudhakar Kale, Phani Saripella et al. · 1998 · 37 citations · Full text