An LSI adaptive array processor

Abstract

This report will cover the design of an array of 8×8 lb processors implemented in 3μ-m NMOS technology with 81,000 transistors, providing two dimensional data processing.