Systolic Array Design
Systolic Array Design is a computational architecture paradigm in digital signal processing characterized by a synchronized, grid-like arrangement of processing elements that rhythmically compute and pass data through the system to enable high-throughput, parallelized operations.
1.2K
Publications
45.3K
Citations
2.2K
Authors
631
Institutions
Publications per year
2017–2026
171
1.2K
1–5 of 1.2K
2.2K
18
h-index
15
h-index
14
h-index
14
h-index
14
h-index
1–5 of 2.2K
631
Carnegie Mellon University
Pittsburgh, United States
28 h-index
80 publications
6.4K citations
University of Southern California
Los Angeles, United States
23 h-index
57 publications
5K citations
National Tsing Hua University
Hsinchu, Taiwan
22 h-index
60 publications
2.3K citations
Queen's University Belfast
Belfast, United Kingdom
16 h-index
70 publications
1.7K citations
Nanyang Technological University
Singapore, Singapore
16 h-index
38 publications
1.3K citations

National Yang Ming Chiao Tung University
Hsinchu, Taiwan
14 h-index
42 publications
1.2K citations

Concordia University
Montreal, Canada
14 h-index
40 publications
1.1K citations
Worcestershire Royal Hospital
Worcester, United Kingdom
14 h-index
38 publications
1.2K citations
1–8 of 631
62 publications · 4.6K citations
38
h-index
36 publications · 1.4K citations
24
h-index
23 publications · 1.1K citations
19
h-index
25 publications · 1.4K citations
19
h-index
21 publications · 964 citations
19
h-index
1–5