Time interleaved converter arrays

Abstract

An A/D converter technique which uses an array of four 7b converters, with interleaved sampling intervals affording rates exceeding 2MHz, will be covered. A 10μ metal gate CMOS chip is used.