2021 · 52 citations · 20 references
Noise StatisticsMachine LearningVlsi DesignEngineeringJoint Source-channel CodingHardware AccelerationNm CmosComputer ArchitectureIterative DecodingComputer EngineeringDynamic ClockComputer ScienceHardware SystemsSignal ProcessingSpeech Recognition
We present the first fully-integrated universal Maximum Likelihood decoder in 40 nm CMOS using the Guessing Random Additive Noise Decoding (GRAND) algorithm for low-power applications. The 0.83 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> multi-code multi-rate universal decoder can efficiently decode any code of length up to 128 bits with 1 µs latency at 68 MHz. Dynamic clock gating leveraging noise statistics reduces the average power dissipation to 3.75 mW at 1.1 V or 30.6 pJ/decoded bit with a throughput of 122.6 Mb/s. Universal decoding reduces hardware footprint, and the design allows seamless swapping between codebooks with no downtime, enabling use by multiple applications without switch-over.
20
Shift-register synthesis and BCH decoding
J. Massey · IEEE Transactions on Information Theory · 1969 · 2.2K citations
Ido Tal, Alexander Vardy · IEEE Transactions on Information Theory · 2015 · 1.8K citations
CRC-Aided Decoding of Polar Codes
Kai Niu, Kai Chen · IEEE Communications Letters · 2012 · 877 citations
Successive Cancellation Decoding, Engineering, Cyclic Redundancy Check +12