Publication | Closed Access

3D system integration on 300 mm wafer level: High-aspect-ratio TSVs with ruthenium seed layer by thermal ALD and subsequent copper electroplating

Materials ScienceMaterials EngineeringElectrical EngineeringRuthenium Seed LayerEngineering3D Ic ArchitectureWafer Scale ProcessingAdvanced Packaging (Semiconductors)Applied PhysicsSemiconductor Device FabricationThermal AldElectronic PackagingMicroelectronics3D PrintingSystem Integration